74L00 – Find the PDF Datasheet, Specifications, OEM and Distributor Information. Cross Reference Powered by Datasheets 74LS00, 74LS00 Datasheet, 74LS00 Quad 2-Input NAND Gate, buy 74LS00, 74LS00 ic. Rev. 7 — 25 November Product data sheet. Table 1. Ordering information. Type number Package. Temperature range Name. Description. Version.

Author: Doukinos JoJojas
Country: Nicaragua
Language: English (Spanish)
Genre: Education
Published (Last): 1 February 2011
Pages: 235
PDF File Size: 17.35 Mb
ePub File Size: 7.45 Mb
ISBN: 231-3-75382-350-9
Downloads: 79212
Price: Free* [*Free Regsitration Required]
Uploader: Gusida

These books describe the 10K logic family. Our first goal in this chapter will be to understand timing parameters in data sheets of chips. How is the frequency affected by values of R and C? The good news about saturation is that it lowers the collector-to-emitter voltage-which represents logical LOW-to about 0. In order for outputs to present a logic LO they have to have current-sinking capabilities.

Carbon in crystalline form is called diamond.

The designer may have to search for minimum and maximum delays. And see Nature Gazelle produces a 22V10 PAL with 5. This third state is a useful feature and is employed in tri-state outputs as another way of creating party-line bus systems. Power consumption in CMOS devices is proportional to switching frequency.

From the measurements taken determine the propagation delay of a typical gate. Think of the heat generated by the muscles of the animals below. Construct and test this circuit. With the power supply on the common emitter resister Rem, the circuit has more immunity to spikes on the power lines, and in fact ECL has much less problem than Datasheeet with switching spikes, since ECL current magnitudes do not change during transitions.

What is the difference between open collector, tri-state and totem-pole outputs? Higher temperatures can cause chips to operate at slower speeds. Electrostatic-not heat- damage 74p00 CMOS can cause a filament of metal to blast through a junction, and thereby produce a local short circuit.

Propagation delay time adtasheet tP. TTL is a saturating bipolar design. Propagation delay can have meaning for more than a single chip. When the transistor is ON the Schottky diode diverts some of the RB current formally headed for the base, and “clamps” the base-to-collector voltage at about 0.


In other words, when Q3 is closed, Q4 is open. By reducing the “channel length. On the right above is shown the emitter-coupling which is the basic building block of ECL; current through either transistor will create a voltage drop across Rem.

Series TTL ICs.

CMOS chips filled a niche in battery-operated devices, where voltage would slowly decline over the life of the battery. Over the years some logic families have survived the struggle and thrived, while others have become virtually extinct.

Maximum delay paths through digital systems are called dtasheet paths. What is the maximum current flowing through the outputs in c?

7400 / 74xxx TTL Series ICs

In a densely packed integrated circuit, with thin interconnection wires mmsome gates may see power supply voltages and signals which have been contaminated by noise. The result is a hybrid logic family with good packing density, low power consumption, and excellent speed.

When a power supply delivers power to its output ports it is an active device or system; a passive device, like a resistor, absorbs power. The shortest connections are made directly on the integrated circuit chip itself.

To propagate through an IC a signal datasheey have to pass through several transistors and may pass through different transistor paths depending on the kind of input data, select, enable, etc being asserted. Connect the ammeter between the power supply and the chip to monitor ICC. Consider the input side of a common-emitter transistor circuit, and the case of turning it off-charge caught in dataaheet base region must be removed before the flow of current from collector to emitter is stopped.

CMOS memory chips with 64 million transistors have been fabricated. The 24 pin Texas Instruments “multiport video dynamic RAM” chip lists in its data sheets 73 timing parameters, mostly as minimum values, but in some cases as minimum and maximum. Why is negative logic commonly used? All simulation and debugging is conducted on the computer before the chip is created.


Propagation times for commercial ECL families are close to one nanosecond. GaAs is a semiconductor with higher mobility. An open-collector output has current sinking capabilities, that is, it can present a logic-LO output.

(PDF) 74L00 Datasheet download

For CMOS gates dynamic power dissipation is the main form of power dissipation; power consumed by a CMOS chip is almost linear with frequency of switching.

GaAs materials, however, lack a hard insulating oxide comparable to silicon dioxide, so GaAs semiconductors are limited in the gate packing density which can be achieved. A good analogy to this is the pull-cord on a city bus which one pulls when requesting the driver to stop.

The power company and a “power supply” are aptly named, although a power supply normally transforms AC into DC, and is not a primary generator of electrical power, as the rotating machinery of a power plant is. Two important factors in the consideration of each logic family are speed and power consumption.

Measure the voltage present at the input pin when no connection is made to it. In the process it is necessary to compare various semiconductor versions of logic gates. The faster the transition from one state to the other by a switch, the more current transients generated by the switch and throw noise either as local E-M radiation, or a power supply glitches into the neighboring system.

When base current stops flowing the transistor will still allow IC to pass through the base, to the emitter, as electron “minority carriers” in npn so long as “majority” charge is stored in the base.

A matter of noise margin.

In commercial IC devices, however, aluminum is used as a metallization layer for routing of wire-like connections. We include a time parameter in the power formula as a reminder that power can be an instantaneous quality. Why the reduction in loading time?